		SHEELLO		
FORM PTO-1449  U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE  INFORMATION DISCLOSURE STATEMENT	ATTY, DOCKET NO. IMEC92.001DV1	APPLICATION NO. 10/766,159		
APR 2 8 2004 G	APPLICANT Brockmeyer, et al.			
(USE SENTRAL SHEETS IF NECESSARY)	FILING DATE January 27, 2004	GROUP Unknown		

U.S. PATENT DOCUMENTS						
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE (IF APPROPRIATE)
Q_ 1.	5,208,673	5/1993	Воусе		_	
2.	5,630,033	5/1997	Purcell et al.		1	
2 3	6,028,631	2/2000	Nakaya et al		_	

FOREIGN PATENT DOCUMENTS							
EXAMINER	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
INITIAL						YES	NO
Rell	. EP0698861A1	02/28/95	Europe		~		
2005	EP 0 698 861 A1	02/28/96	Europe		-		<u> </u>
6	EP0848558A1	07/18/97	Europe				
7	EP 0 848 558 A1	06/17/98	Europe				

EXAMINER INITIAL		OTHER DOCUMENTS (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.)
YO	8.	Diguet, et al., Formalized methodology for data reuse exploration in hierarchical memory mappings, Proceeding 1997 International Symposium on Low Power Electronics and Design, Monterey, CA USA, Aug. 18-20 1997 pp30-35
	9.	Greef, et al., Mapping real-time motion estimation type algorithms to memory efficient, programmable multi-processor architectures, Microprocessing and Microprogramming 41:409-423 (1995)
	10.	Copy of European Search Report; Application No. EP 99 10 4301.
	11.	Greef, et al., Mapping real-time motion estimation type algorithms to memory efficient, programmable multi-processor architectures, Microprocessing and Microprogramming 41 (1995) 409-423.
	12.	IEEE workshop on VLSI signal processing, La Jolla, CA, Oct, 1994. "Global communication and memory optimizing transformations for low power signal processing systems", Catthoor, et al., 12 pages
	13.	iEEE Journal Of Solid-State Circuits, Vol. 31, No. 9, September 1998. "Energy Dissipation in General Purpose Microprocessors" Gonzalez, et al., pages 1277 - 1283
	14.	Proceedings of the IEEE, Vol. 83, No. 2, February 1995. "VLSI Architectures for Video Compression - A Survey". Pirsch, et al., pages 220 - 246
	15.	IEEE Transactions on Circuits and Systems for Video Technology, Vol. 6, No. 1, February 1996. "Architecture and Applications of the HiPAR Video Signal Processor", Ronner, et al., pages 58 - 68
	16.	IEEE Workshop on VLSI signal processing, Monteray, CA, Oct. 1998. *Low Power Storage Exploration for H.263 Video Decoder*, Nachtergaele, et al., 12 pages
	17.	In a paper collection on Low Power CMOS design, IEEE Press, pp. 609-618. "System-level transformation for low power data transfer and storage". Catthoor, et al., pages 1 - 8
Y	18.	Proc. IEEE Intnl. Symp. on Low Power Design, Monteray, Aug. 1996 "Power Exploration for Data Dominated Video Applications", Wuytack, et al., pages 359 - 384
12	19.	IEEE Transactions on Circuits and Systems for Video Technology, Vol. 7, No. 1, February 1997. "The M-PEG Video Standard Verification Model", Thomas - Sikora, pages 19 - 31

S:\DOCS\EMN\EMN-4552.DOC:sad 042604

EXAMINER	DATE CONSIDERED 9	/201	/ 24
*EXAMINER: INITIAL IF CITATION CONSIDERED, WHETHER OR NOT CITATION IS	IN CONFORMANCE WITH MPER	609; DRAW LINE	THROUGH CITATION IF NOT
IN CONFORMANCE AND NOT CONSIDERED, INCLUDE COPY OF THIS FORM WITI	1 NEXT COMMUNICATION TO AP	PLICANT.	